The usage of this PDF file must comply with the IEICE Provisions on Copyright. The author(s) can distribute this PDF file for research and educational (nonprofit) purposes only. Distribution by anyone other than the author(s) is prohibited. The proposed ADC is composed of a non-binary AD convertion stage, and a on-chip non-binary-tobinary digital block includes a built-in radix-value self-estimation scheme. Therefore, althouh a non-binary convertion architechture is adopted, the proposed ADC is the same as other stand-alone binary ADCs. The redundancy of non-binary 1-bit/step architecture relaxes the accuracy requirement on analog components of ADC. As a result, the implementation of analog circuits such as amplifier and comparator becomes simple, and highdensity Metal-Oxide-Metal (MOM) capacitors can be used to achieve a small chip area. Furthermore, the novel radix-value self-estimation technique can be realized by only simple logic circuits without any extra analog input, so that the total active area of ADC is dramatically reduced. The prototype ADC achieves a measured peak signal-to-noise-and-distortion-ratio (SNDR) of 62.3 dB using a poor DC gain amplifier as low as 45 dB and MOM capacitors without any careful layout techniques to improve the capacitor matching. The proposed ADC dissipated 490 µW in analog circuits at 1.4 V power supply and 1.25 Msps (20 MHz clocking). The measured DNL is +0.94/ − 0.71 LSB and INL is +1.9/ − 1.2 LSB at 30 kHz sinusoidal input. key words: cyclic ADC, non-binary ADC, radix-value estimation algorithm, β-expansion, multiply-by-β MDAC.
Introduction
SAR ADCs have been recommended as the most powerefficient architecture for the low-voltage energy-hungry applications [1] . However, the input capacitors in highresolution SAR ADCs require large size to satisfy the mismatch requirement. Since some additional high driving capability circuits should be provided to charge the large capacitors, the SAR ADCs might lead to more power consumption. Moreover, in the cases of applications which require multiple channel ADCs integrated in a single chip, the area efficiency would be a much more important concern [2] . Because the large capacitors need more silicon areas, the active area of high-resolution SAR ADC becomes significantly larger than other ADC architectures. To resolve Manuscript received May 27, 2016. Manuscript revised October 4, 2016. † The authors are with Tokyo City University, Tokyo, 158-8557 Japan.
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a) E-mail: hsan@tcu.ac.jp DOI: 10.1587/transfun.E100.A.534 the design issues as described above, this paper presents an area-efficieny cyclic ADC which integrates a compact analog part for non-binary A-to-D conversion and a simple digital part for non-binary to binary encoding with selfestimated radix-value [3] . In our previous work, we have proposed an analog to non-binary digital converter structure with radix-value estimation algorithm, and demonstrated the analog area efficiency of non-binary architecture [4] , [5] .
In this work, we propose the implementation circuit for radix-value self-estimation and binary-to-non-binary encoding with simple logic circuits and a loo-up-table (LUT). We also give the details and design consideration points for the implementation of LUT. As a result, the proposed ADC can work as a standalone binary ADC although an internal nonbinary architecture is provided. The redundancy of non-binary ADC tolerates the nonlinear conversion errors caused by the offsets of comparator and/or amplifier, so that a simple 1-bit (not 1.5-bit or multibit) multiplying digital-to-analog converter (MDAC) architecture can be used for the analog part of the proposed ADC. It consists of only one comparator, one amplifier and small area capacitors. A 1.5bit MDAC conversion stage architecture for binary ADC can also tolerate the offsets of comparator and/or amplifier [6] , however, well matched capacitor ratio and high gain amplifier are necessary to realize required linearity for a high resolution ADC. On the other hand, in a non-binary ADC, because the nonlinear errors which come from the mismatches of capacitors and finite DC gain of amplifier are totally corrected by the proposed on-chip radixvalue self-estimation scheme in the digital domain, circuit design consideration only put on the thermal noise requirement, regardless of the capacitors mismatch and the finite gain of amplifier. Therefore, the analog part is realized in a small area by using high-density MOM capacitors and a compact poor gain amplifier without any careful layout techniques to improve the matching. Although some digital calibration techniques have been so far reported to relax the accuracy requirements on the analog elements in ADCs [1] , [7] , the algorithms and their realization circuits are still complex and the extra analog input is required, so that calibration time is too long to be used effectively. On the other hand, our proposed radix-value self-estimation scheme is realized efficiently by simple digital circuits without any extra analog input. Consequently, not only the analog area but
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⃝ 2017 The Institute of Electronics, Information and Communication Engineers also the digital area of ADC can be reduced effectually. We achieved the most area-efficient prototype ADC compared to so far reported ADCs with similar resolutions. Figure 1 shows a block diagram of the proposed cyclic ADC. It consists of an analog part as a front-end and a digital part as a back-end. The analog part converts the analog input signal V in to digital codes b L with a non-binary radix. The digital part covers the radix-value self-estimation and non-binary to binary encoding.
Proposed Cyclic ADC Architecture

Front-End Analog Circuit Structure
In order to minimize the analog area, a simple 1-bit structure is chosen for the front-end A-to-D conversion stage. As shown in Fig. 2 , the analog part contains a 1-bit sub-ADC (comparator), a 1-bit DAC, an analog subtractor, and a multiply-by-radix (radix=β, 1<β<2) amplifier. This conversion stage is similar to a conventional binary structure with MDAC [6] ; however, a multiply-by-β amplifier is used instead of a multiply-by-2 amplifier; simultaneously, the DAC output is scaled by β-1. This stage resolves one bit per conversion and feeds back the residual signal to the input node for the next conversion step. The residue is converted incrementally to perform a high-resolution conversion. Figure 3 shows the simplified switched-capacitor configuration of this conversion stage in a single-end scheme (the actual design is a fully differential structure); and Fig. 4 illustrates the operation of the multiply-by-β amplifier. During the sampling phase shown in Fig. 4(a) , the analog input V in is sampled by the capacitors C s and C f . During the amplifying phase shown in Fig. 4(b) , C f is connected to the output of the amplifier V res , and C s is connected to the reference voltage of +V re f or −V re f , depending on the output code of sub-ADC b L . Assuming that the amplifier DC gain is A 0 =∞, while (C s +C f )/C f =β, the residue is expressed as 
V res
When the amplifier DC gain A 0 is finite, the residue of the conversion stage is represented as
Here,
, and k = A 0 /(β+A 0 ). Figure 5 shows the transfer characteristic of the conversion stage. Since radix β<2, the redundancy of this non-binary conversion stage tolerates the offsets caused by comparator and amplifier. Equations (1) and (2) show that multiply-by-radix amplification can be realized only by changing the capacitors ratio of the conventional MDAC in binary ADC [6] . However, the mismatch of capacitors and degradation of amplifier DC gain cause random radix-value variation. In order to guarantee the linearity of the ADC, non-binary to binary encoding should be performed by using an exact effective radix-value of β e f f . As explained later, in this prototype non-binary ADC, neither accurately matched capacitor nor high-gain amplifier is required because the uncertain radix-value can be estimated by on-chip logic circuits. We just use this simple 1 bit multiply-by-radix structure to get the non-binary digital output code and amplify the residue for the next conversion step with the minimum analog circuits [5] .
Back-End Digital Circuit Structure
The back-end digital part executes two main functions: one is the radix-value self-estimation, and the other is nonbinary to binary encoding. In our implementation, the analog part outputs a 16-bit serial digital code b L for each conversion. Then, b L is converted to parallel 16-bit non-binary code B L and 12-bit binary code D N corresponding to the analog input as follows:
According to Eq. (3), two problems must be resolved to guarantee the linearity of this non-binary ADC. First, nonbinary to binary encoding must be performed using an exact radix-value. However, the radix-value is uncertain due to the variation of circuit components, supply voltage and ambient temperature. Second, because the radix-value is not an integer, the complex multiplication and summation are required to obtain the actual binary code corresponding to the input signal. Therefore, the calculation circuits become complicated, and this factor leads to a more chip area and more power consumption. The proposed digital part shown in Fig. 6 consists of a serial-to-parallel circuit, a radix-value estimation block, a non-binary to binary conversion block and a read-only-memory (ROM) block. The ROM is filled with pre-calculated binary data, and used as a look-up table (LUT) for radix-value estimation and encoding. It is Addr r 00 01
employed to simplify the calculation, and to minimize the digital area. As shown in Table 1 , we calculated the binary data M[xxxx] as coefficients for
.., 15, 16) with the different radix-value in advance and stored the calculation results into the ROM. By recalling the precalculated binary data corresponding to the non-binary code in the ROM, the encoding can be completed only by ROM and adder circuits without any multiplier. All calculations for the radix-value estimation and non-binary to binary conversion are carried out by using this LUT.
ROM Size Optimization
ROM occupies the dominant circuit area in the digital part. As shown in Table 1 , since ROM size is proportional to the row numbers (bit numbers of non-binary code, L), the column numbers (radix-value variation steps, S) and the bit length of the stored binary data (bit numbers of M[xxxx], K), we must optimize the design parameters L, S and K to minimize the ROM area. Because the quantization error of L-bit non-binary ADC should be less than that of the required N-bit binary ADC, then we have
While 1.5≤β<2, the minimum value of log 2 (β−1) is −1. For a 12-bit ADC, we get L>(12+1)/ log 2 β. In our implementation, the capacitor ratio is designed as (C s + C f )/C f = 1.9, and the low DC gain amplifier with 45 dB is used, then the theoretical effective radix-value of 1.8799 is obtained by Eq. (2) . Assuming the capacitor ratio mismatch is less than ±1%, and the variation of the finite amplifier DC gain is from 31 dB to 46 dB, the radix-value variation range from 1.7869 to 1.9000 is needed. Then, the non-binary bit number is given by L>(12+1)/ log 2 1.7869 = 15.52. Therefore, L=16-bit non-binary code is used to satisfy the required resolution of 12-bit binary ADC. In order to determine the parameter K or the bit length of stored binary data in ROM, we consider the truncation error in the non-binary to binary encoding with a non-integer radix-value. This truncation error also should be less than the quantization error of binary ADC, then we have
While N=12 and L=16, we determine the bit length of binary data in ROM as K=16. In order to determine the radix-value variation steps S in ROM, we would consider the trade-offs of the ADC resolution, the radix-value estimation error and the chip area. High accurate radix-value variation steps are desired for high-resolution conversion. However, a high accurate radix-value leads to more ROM size and a large chip area. We made the MATLAB simulation to clarify the relationship between SNDR of binary ADC and the radix-value estimation error of non-binary code. Figure 7 shows the simulation results of SNDR against the radixvalue estimation error for 12-bit binary ADC. In our simulation, variated radix-values are used for non-binary-tobinary encoding. SNDR values are calculated with binary output code of ADC. According to this simulation results, we recognized that the radix-value estimation error should be less than 0.05% to satisfy required accuracy for a 12 bit resolution ADC. In this implementation, the requirement for the radix-value error less than 0.05% is achieved by dividing radix-value variation range from 1.7869 to 1.9000 into S=128 steps which means that the column address (Addr c) is represented by 7 bit. According to the above discussions, the total ROM size is determined as 16 × 16 × 128 = 32768 bits.
Radix-Value Self-Estimation Circuits
The key point of the above non-binary to binary encoding is to use an exact radix-value. We proposed radix-value selfestimation circuits to obtain the effective radix-value simply with the utilization of redundancy in a non-binary ADC. As shown in Fig. 5 , while we short the differential input nodes of the ADC (that means the input signal V in is fixed to the analog common level of V CM ) and run A-to-D conversion, then we can obtain two digital codes as follows:
which correspond to the residue signals of V res0 and V res1 in Fig. 5 
then the solution of β in Eq. (8) gives the effective radixvalue of the non-binary ADC. For example, V res0 and V res1 are converted to 5-bit digital codes as follows:
When B Lm0 and B Lm1 are substituted into Eq. (8), we obtain
The solution of β in Eq. (9) is β=1.772. This result implies that an unknown value of β (as the same of the radix-value of the ADC) can be calculated from the above digital codes of B Lm0 and B Lm1 . To avoid complex calculation which resolves a high-order equation of β from Eq. (8), we proposed an efficient method using the difference between the two digital codes of B Lm0 and B Lm0 . The difference between the digital codes of B Lm0 and B Lm0 can be expressed as
According to our simulation results, e(β) is a monotone function of β in the range of 1.5<β<2. Therefore, sweeping the β-value, the effective radix-value can be obtained when |e(β)| is nearest to 0. This radix-value estimation is realized easily by changing the column addresses of the ROM in the binary search manner to change the β-value. To avoid the radix-value estimation error caused by random noise, the radix-value is searched 32 times and averaged by on-chip circuits to guarantee the radix-value estimation error is less than 0.05% (as shown in Fig. 7 ) for 12-bit resolution ADC. Therefore, the nonlinear errors caused by capacitor mismatch and the finite gain of the amplifier can be entirely resolved while nonbinary encoding is realized with the self-estimated effective radix-value. This foreground radix-value self-estimation technique is effective to avoid the influences of the variation of the process, supply voltage, and temperature. As a result, the accuracy requirements on analog components of the proposed ADC can be greatly relaxed. When the differential input nodes of the ADC are shorted, the both nodes are connected to the analog common level in the estimation process. All of the above operations can be controlled by simple logic circuits, and the radix-value self-estimation can be carried out when we switch on this function. In our implementation, the digital part which includes ROM, clock generator, calculator and control logic are realized by only 7k gates (in terms on NAND gate).
Implementation and Experimental Results
The proposed cyclic ADC was designed and fabricated with TSMC 90nm CMOS technology without any option such as precision capacitors and low-threshold voltage transistors. Bootstrapped switches are used at the input of the ADC to reduce the nonlinear effect of ON-resistance [6] , whereas all the others are CMOS switches. A latched comparator without any offset cancellation is used as the sub-ADC. A single-stage folded-cascode amplifier is used, and the simulated result of the DC gain is 45 dB while the analog supply voltage is 1.4 V. Since we aim to prove the validity of areaefficiency with the proposed architecture and radix-value self-estimation technique, we do not optimize the comparator and amplifier for the low power consumption.
The capacitors in the MDAC were chosen as C s =270 fF and C f =300 fF to satisfy the required thermal noise for 12-bit resolution. As a result, the nominal radix-value of non-binary ADC is approximately 1.90. Since the radixvalue self-estimation technique tolerates radix-value variations caused by capacitor mismatch, the capacitor ratio of C s /C f is laid out only by the simple area ratio of two capacitors without unit-capacitor cell and dummy capacitors. High density MOM capacitors were used to reduced the chip area, and any special layout techniques are not employed to improve capacitor matching. The attention paid only to keeping the sensitive signals away from the noisy digital signal paths. Since the on-chip LUT is used for radix-value estimation and non-binary to binary encoding, different from the non-volatile memory used for complexible signal processing system, the ROM in our implementation is realized by the wired logic with single transistor switch. Radix-value estimation logic and ROM are synthesized with VHDL and implemented by automatic layout using standard cell. Figure 8 shows a microphotograph of the experimental prototype and the layout of the ADC. The active core size of the ADC is 0.037mm 2 , which includes 114×58 µm 2 for the analog part and 207×145 µm 2 for the digital part. Figure 9 shows the measured output power spectrum of the ADC. The peak SNDR is 62.25 dB while a sinusoid differential input of 30.2 kHz with 1.0 Vpp is sampled at 1.25 MS/s. The total power consumption of prototype ADC is 1.38 mW of which 0.49 mW for analog, 0.28 mW for digital and 0.61 mW for bias circuits. shows that the measured DNL is +0.94/−0.71 LSB, and INL is +1.9/−1.2 LSB. These experimental results show that our proposed architecture and radix-value self-estimation scheme make it easy to design high-resolution ADCs using the relaxed-accuracy analog components and simple logic circuits. The performance of the proposed ADC is summarized in Table 2 in comparison with the previous works. The proposed ADC occupies a small area as 0.037 mm 2 , which is the smallest area compared with the similar resolution ADCs. 
Conclusion
We have designed and fabricated a non-binary cyclic ADC with a radix-value self-estimation scheme in 90 nm CMOS technology. The redundancy of the proposed ADC tolerates the conversion errors caused by relaxed-accuracy devices and circuit components so that the circuit design can be greatly simplified. Measurement results demonstrate the validity of the proposed ADC architecture and the effectiveness of the proposed radix-value self-estimation scheme. 
